A current-mode, 1.5 V, 30 Ms/s CMOS sample-and-hold circuit with 9-to 10-bit accuracy
نویسندگان
چکیده
منابع مشابه
378 A 1 . 5 V , 30 Msps , 9 - to 10 - bit equivalent Current - mode CMOS Sample - and - hold Circuit
A new video-speed, current-mode, CMOS, sample-andhold circuit haF been developed. It operates with a supply voltage as low as 1.5 V and a signal-to-noise ratio (SIN) of 57 dB and 54 dB at clock frequencies of 20 MHz and 30 MHz. It consists of current mirror circuits with an analog switch and a capacitor placed in differential fonn to achieve high accuracy without being affected by the switch fe...
متن کاملA current-mode, 3 V, 20 MHz, 9-bit equivalent CMOS sample-and-hold circuit
| A new current-mode, low-power, lowvoltage and high-speed CMOS sample-and-hold circuit has been designed and fabricated. A new currentmode di erential switching scheme has been adopted to eliminate errors caused by feedthrough injection from the sample switches. The experimental result yields 9-bit resolution in 9mW power dissipation, in a 20MHz clock frequency from a 3V power supply.
متن کاملA L6V IO-bit 2OMHz Current-mode Sample and Hold Circuit
A current mode sample and hold circuit has been designed to examine if high-precision current processing is possible simultaneously with a circu it to which current mode and switched-current circuits are applied and which operates at high-speed and with low supply voltage. The results are 1 O-bit accuracy, a 20MHz clock, and a 2 V supply voltage. Clock feedthroug h which degrades the precision ...
متن کاملDesign of a Sub-1.5 V, 20 MHz, 0.1% MOS Current-Mode Sample-and-Hold Circuit
This paper describes an MOS current-mode sample-and-hold (S/H) circuit that potentially operates with a sub-1.5 V supply voltage, 20 MHz clock frequency, and less than 0.1% linearity. A newly developed voltage-to-current converter suppresses the voltage change at an input terminal and achieves low-voltage operation with superior linearity. Sample switches are differentially placed at the inputs...
متن کاملA 1.8 V 10-bit 80 MS/s low power track-and-hold circuit in a 0.18µm CMOS process
A 10-bit low power track-and-hold (T&H) circuit aimed for the front-end of a pipelined analog-to-digital (A/D) converter has been designed. The T&H is sampling at 80MS/s, has a 30MHz analog bandwidth and was designed in a 0.18μm CMOS process with a supply voltage of 1.8 Volt. A switched capacitor topology applying correlated double sampling is used for the T&H circuit and the amplifier is a fol...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEJ Transactions on Electronics, Information and Systems
سال: 2000
ISSN: 0385-4221,1348-8155
DOI: 10.1541/ieejeiss1987.120.10_1333